Abstract This paper presents a dynamic element matching (DEM) decoder incorporating both intersymbol interference (ISI) and mismatch error shaping. From the analysis of ISI error in multi-bit DACs, an algorithm is developed that deterministically controls the element transitions, such that on each conversion cycle the instantaneous number of on transitions is set to a constant value, while the instantaneous number of off transitions varies with the decoder input signal. The technique achieves greater ISI error mitigation than previous approaches using less hardware. To further reduce the logic area, a hierarchical DEM structure, whereby the DEM decoder is split into multiple sub DEM decoders is presented.
Introduction
Delta Sigma A/D and D/A converters that employ multi-bit quantizers require a highly linear DAC in the signal path. To achieve high linearity in the presence of element mismatch, dynamic element matching (DEM) decoders are placed between the quantizer and the DAC as shown in Fig. 1 . DEM algorithms work by selecting the elements such that the amplitude mismatch error is shaped out-ofband, as such they are ideally suited for discrete time implementations, where the DAC elements are sampled at discrete intervals. A summary of common DEM architectures is given in [1] .
In the case of Continuous Time Delta Sigma (CT-∆Σ) converters, the DAC linearity requirement remains the same, however instead of the DAC being sampled at discrete time intervals, the DAC value is integrated on each conversion cycle. Therefore, in addition to the amplitude mismatch error, mismatches in the rise and fall times of the DAC elements switching on and off lead to an additional error source known as Intersymbol Interference (ISI). Conventional mismatch shapers do not address this error and in fact can exacerbate it due to the increased number of transitions. Consequently, several authors have sought to develop decoders that reduce the effect of ISI error in ∆Σ converters.
In [2] , a Modified Mismatch Shaper (MMS) DEM scheme is presented where the number of elements switching on and off is set to a constant value. This has the effect of turning the ISI error into a dc offset, however this technique places a strict limit on the output range of the modulator, degrading the overall SNR. The DEM algorithm approach in [3] ensures that DAC elements cannot be used for consecutive conversion cycles. While this method is effective at mitigating the mismatch error, it requires twice the number of DAC elements and hence is a sub-optimal use of the available redundancy.
In [4] , a DEM scheme that combines ISI and mismatch error shaping is detailed. This scheme seeks to shape the mismatch error by using the element usage history and shape the ISI error by filtering the element transition density. The scheme provides a significant improvement over the state of the art, but does not address the ISI error that occurs due to the instantaneous number of element transitions.
In [5] , a feedback loop is used to keep track of the element usage frequencies to ensure that the long term average usage of the elements is equal. The DEM technique in [6] selects the elements randomly in an effort to whiten the mismatch error. Both these techniques attempt to maintain a low number of transitions, while this reduces the ISI error, some error remains in the signal band of the converter, degrading the SNR performance.
In [7] , the authors present a mismatch shaping technique that controls the number of element transitions so that they are independent of the input signal. This scheme improves on [2] by allowing the instantaneous number of transitions to vary among three adjacent integers. A ∆Σ loop chooses the number of transitions from the adjacent integers, resulting in the ISI error being shaped.
In [8] the authors combine the technique developed in [7] with the technique developed in [4] . This provides for shaping of both the instantaneous number of transitions and the transition density of the elements.
In [9] , the authors provide a general analysis of the effects of ISI error on continuous time DACs. The analysis focuses on decomposing the ISI error into a linear term, a second order distortion term and a noise like term that may or may not contain a non-linear distortion depending on the type of DEM used. The analysis leads to the development of a digital predistortion technique that can be used to cancel the effects of the ISI error from any integer multiple of the Nyquist band, the technique does however require a priori knowledge of the ISI error.
In this paper, we present an analysis of the ISI error that occurs due to the instantaneous number of transitions. This leads to an algorithm that provides a significant improvement in ISI shaping using less hardware over previous approaches. This paper is organized as follows. Section 2 presents an analysis of the ISI error in thermometer and mismatch shaping decoders. Section 3 details the proposed algorithm used to mitigate ISI error. Here we show how the decoder is modified to exert control over the number of elements that transition during each conversion cycle such that the ISI error does not contain noise or distortion in the signal band. Section 4 shows how the logic for implementing the proposed ISI and mismatch shaping algorithm can be reduced using a hierarchical tree structure. Finally, Section 5 presents a brief summary of the paper.
Intersymbol Interference (ISI) Error
During each conversion cycle, the decoder selects the number of DAC elements to turn on based on the value from the quantizer. Each time an element is turned on, it creates a pulse with an amplitude w i , these pulses are then summed to form the final DAC output. In a discrete time DAC, only the settled value of the pulse amplitude is summed. In continuous time DACs however, the DAC output is formed by summing the integrated value of the element pulses. As such, the value of the pulse over the duration of the entire conversion cycle is important. If the DAC element is assumed to turn on and off instantly, then the resulting pulse will have edges that are infinitely sharp as shown in Fig. 2(a) . In this case, the value contributed to the DAC output by the pulse remains the same irrespective of whether the element was previously on or off. In a real system however, the DAC elements will have a finite rise and fall time as shown in Fig. 2(b) . Consequently, the value of the DAC pulse is dependent on whether the element was on or off during the previous conversion cycle. The resulting error is commonly known as ISI error. To model the mismatch in the rise and fall time of the elements, error terms representing the deviation of the pulse from the ideal may be added to each element, these terms are denoted by δ n,i and δ f,i respectively, as shown in Fig.  2(b) . When elements are combined to form a multibit DAC, the rise and fall time of each element in the DAC may vary. This leads to an inter element transition error, whereby δ n,i = δ n,i+j , and δ f,i = δ f,i+j as shown in Fig. 2(c) . Both the inter element transition error and the ISI error combine to form unwanted distortion components at the output of the DAC when the elements change state.
ISI Error Analysis
Although ISI error is only of concern in continuous time DACs, it is preferential to analyze it using a discrete time model. Since the ISI error only occurs when the elements change state i.e. turn on or off, it can be analyzed by observing the transitions the decoder makes in response to an input signal. The following analysis is valid for the class of DEM decoders that are used to control unary weighted DACs. In this type of decoder, the output is a set of unary signals
where M is the number of elements in the DAC. The sum of these unary signals is equal to the quantizer value x[k], as defined by
To examine the number of transitions that occur between consecutive DAC codes, the value of the decoder outputs at time k are subtracted from the previous time
represents an element transition and has 3 states {1, −1, 0} representing on, off, and no transition respectively. Since ISI error only occurs when there is a difference in the signal, i.e. an on or off transition, the transition signal t i [k] can be decomposed into separate expressions for the on (t n,i [k] ) and the off (t f,i [k]) transitions, given by
The error on the rising edge (δ n,i ) and falling edge (δ f,i ) of the DAC elements may now be combined with the on (t n,i [k]) and off (t f,i [k]) transitions to model the ISI error signal present at the output of the DAC
Equation (5) shows that the ISI error signal is a function of the transitions made by the decoder multiplied by the error associated with each transition. From this point the analysis can be simplified by assuming that the error terms δ n,i is identical across all elements (6), and similarly δ f,i is identical across all elements (7). This will allow us to focus solely on the ISI error by neglecting the inter element transition error contribution. (5) may now be rewritten as
Following from this, the number of on transitions the decoder makes in response to an input signal can be assigned the variable T n [k] as defined by (9) , similarly the number of off transitions can be represented by T f [k] as defined by (10)
Substituting (9) and (10) into (8) allows the ISI error signal to be defined as
From (11), the ISI error signal is a function of the number of on (T n [k]) and off (T f [k]) transitions the decoder makes in response to an input signal. The next section examines the transitions made by thermometer and mismatch shaping decoders to determine the ISI error at the DAC output.
ISI Error Due to Element Transitions
The thermometer decoder selects the DAC elements sequentially, providing the minimum number of transitions in response to an arbitrary input signal. The relationship between the input signal and the number of on (
transitions is given by (12) and (13) respectively
While the input to the decoder usually consists of a signal plus shaped quantization noise, the ISI error can be more easily observed using a single tone sinusoid as shown in Fig. 3 (a). When this is the case T n [k] and T f [k] will form the sequences as shown in Fig. 3 (b) and Fig. 3 (c) respectively. Applying these sequences to (11) will yield the ISI error signal at the output of the DAC. If the rise (δ n ) and fall (δ f ) errors are equal in magnitude and opposite in sign, then the ISI error will form a symmetrical signal that is the first order difference of the input signal centered on zero, as shown in Fig. 3 (d). Crucially, this signal will not contain distortion components. However, if δ n and δ f are not precisely equal in magnitude and opposite in sign, then the resulting ISI error signal will no longer be the first order difference of the input signal, as one side of the signal will be scaled with respect to the other as shown in Fig. 3 (e). This non-symmetrical signal will contain distortion components that appear in the signal band of the converter. Mismatch shaping decoders deterministically select the elements to shape the mismatch error out of band, as a result this type of decoder tends to cycle through the elements at the maximum rate, thus raising the number of transitions. The values of T n [k] and T f [k] for a first order mismatch shaping decoder are given by (14) and (15) respectively. Applying these values to (11) leads to a result that is similar to the thermometer decoder whereby, if δ n and δ f are equal in magnitude and opposite in sign, the additional on and off transitions will cancel each other out, resulting in a net ISI error signal that is the first order difference of the input signal centered on zero. However, if δ n and δ f are unequal, the ISI error signal will become distorted, leading to harmonics at the output of the DAC.
The analysis in this section used a single tone sinusoid as the input to the decoder. However, the analysis can be extended to arbitrary input signals, since the ISI error will always form a symmetrical signal centered on zero if δ n −δ f = 0. Furthermore, since this signal is the first order difference of the input signal, it will not contain distortion components. Similarly, if δ n − δ f = 0, the resulting ISI error signal will be distorted, as one side will be scaled with respect to the other, leading to distortion components in the signal band. 
ISI Error Mitigation
An algorithm is proposed whereby T n [k] and T f [k] are chosen to form two independent signals such that, when combined with δ n and δ f , the ISI error signal will not be distorted when δ n and δ f are unequal. Controlling T n [k] and T f [k] so that they create two independent signals requires adding additional on and off transitions on each conversion cycle. However, it is not possible to arbitrarily select the number of on or off transitions, instead T n [k] and T f [k] must be chosen from the set of available transitions. The upper and lower bounds for the number of available transitions can be calculated using the equations that define the transitions for the thermometer and mismatch shaping decoders. Combining (12) with (14) gives the maximum (T n,max [k]) and minimum (T n,min [k]) number of on transitions as a function of the decoder input signal
Similarly, combining (13) and (15) gives the maximum (T f,max [k]) and minimum (T f,min [k]) number of off transitions as a function of the decoder input signal
Equations (16) 
Equation (22) shows that the ISI error is now the sum of two sequences; the on transition sequence δ n C and the off transitions sequence δ n (
Any difference in the magnitude of the errors (δ n ) and (δ f ) will now scale or shift the ISI error signal but will not distort it. Deterministically controlling T n [k] and T f [k] in this manner, effectively eliminates the noise or distortion components due to the ISI error from the signal band. Maintaining T n [k] = C means that at each conversion cycle, C elements must be available to be turned on, imposing a limit on the range of the DAC as given by (21). Additionally, the maximum number of elements that can be turned on or off at each conversion cycle is limited to C as given by (22). Therefore, the choice of C will have an impact on the range and rate of change of the decoder. Reducing the value of C will increase the amplitude range of the decoder, however, this in turn will constrain the rate of change of the input signal. Conversely, increasing C will maximize the rate of change of the input signal, at the cost of a reduction in the full-scale range of the DAC. While maintaining C at a low value gives greater range to the decoder, this may not be practical, as restricting the rate of change will limit the out of band gain of the preceding modulator. In addition, a low value of C will result in the decoder taking longer to cycle through the elements, impacting mismatch shaping.
Combining ISI and Mismatch Shaping
To combine the ISI reduction technique with mismatch shaping, a modified vector feedback DEM architecture [10] 
A dual vector quantizer approach as shown in Fig. 5 is implemented; these vector quantizers simultaneously control the elements that turn on and the elements that remain on. Referring to 
Impact on Mismatch Shaping
The proposed ISI mitigation technique requires the decoder to restrict the number of on transitions made during each conversion cycle to C. To assess how the value of C impacts the mismatch shaping, a second order mismatch shaper based on a vector feedback design is modified to allow control over the number of on transitions C. The input amplitude to the modulator is swept from -60 dB to -4dB for values of C from 2 to 5. The frequency of the input tone is set to f s /190 and the SINAD is evaluated from dc to f s /64 representing an OSR of 32. The plots in Fig.  6 show that as C is increased, the SINAD of the mismatch shaper approaches that of the unrestricted shaper, however, the gain in SINAD does not linearly increase with C. Observing Fig. 6 shows a significant gain in SINAD between C = 2 and C = 4. However, increasing C from 4 to 5 only offers a slight gain in SINAD at lower input amplitudes, with the peak SINAD values converging at approximately 10dB below the unrestricted decoder. Based on the plots in Fig 6, 
Comparison with Prior Work
The technique detailed in [2] maintains the total number of transitions at a constant value, resulting in the ISI error becoming a dc offset. However, this places a large restriction on the DAC output signal limiting the SNR of the converter. The work in [7] improves on [2] by allowing the total number of transitions
is noise shaped both T n [k] and T f [k] will be noise shaped sequences, the order of which determines the level of ISI error suppression in the signal band.
In the proposed design, the number of on transitions is set to a constant value (T n [k] = C) and the number of off transitions allowed to vary with the input signal, (
Alternatively, the off transitions can be set to a constant value (T f [k] = C) and the on transitions allowed to vary with the input signal, (
To observe the difference between the techniques in the time domain, the on, off and total number of transitions of the proposed technique and that of [7] are shown in Fig. 7 . For both methods, the input signal and the average number of transitions are the same. The advantage of the proposed scheme is that it will ensure the ISI error is shaped out of band by the action of the input signal, resulting in no ISI error or distortion components appearing in the signal band. In addition, it does not require a separate noise shaping loop to control the transitions.
To compare the proposed technique with that of [7] , the decoders are used to control the element selection of a 5 bit ∆Σ DAC comprising of 32 unary weighted elements. The values of C and L are set to 4 and 8 respectively, this provides both techniques with the same average number of transitions and DAC range. The input to the decoders x[k] is generated using a 4
th order modulator as shown in Fig. 8 with a transfer function as given by (23). The input to the modulator is a single tone sinewave at a frequency of f s /190 and an amplitude of −3dB. To simulate mismatch on the DAC, a set of random errors with a normal distribution is added to the elements. To simulate ISI error, the error terms δ n and δ f are scaled to represent a 1% difference in magnitude between the errors on the rising and falling edges of the DAC elements.
The spectral plot in Fig. 9 (a) compares the output of both techniques to a conventional 2 nd order mismatch shaper and the ideal DAC output. To highlight the ISI error reduction, the mismatch error is set to zero. The ISI shaper of [7] first order shapes the ISI error, while the shaping of the error provides a significant improvement in ISI error compared to the mismatch shaper, a portion of the error remains in the signal band, raising the noise floor of the converter. Examining the proposed technique, we observe that since the decoder controls the transitions by maintaining a constant number of on transitions and allowing the off transitions to vary with the input signal, the ISI error does not contain noise or distortion components in the signal band. Figure 9 (b) compares the SINAD values of both techniques for a 1% ISI error where the input to the modulator is swept from -60dB to fullscale. Figure 10 (a) compares the mismatch shaping performance of the decoders. The ISI error on the DAC is set to zero and the mismatch is set to 0.2% of the unit element value. The spectral plots show a similar performance for both techniques in terms of mismatch shaping. As discussed in section 3.2, both techniques demonstrate a higher noise floor when compared to the conventional mismatch shaper due to the restriction on the number of transitions the decoders make on each conversion cycle. Figure 10 and large distortion components. The proposed decoder and that as detailed in [7] provide suppression of both the mismatch error and ISI error. However, the additional suppression of the ISI error provided by the proposed design leads to a lower noise floor across the signal band.
Algorithm with Respect to Inter Element Transition Error
The analysis of the ISI error in section 2.1 focused on the difference in magnitude between the the errors on the rising and falling edge of the DAC elements. As part of the analysis it was assumed the magnitudes of these errors are identical across all elements, as stated by equations (6) and (7) respectively. However, in a practical DAC, it is likely that each element will have a unique rise and fall error, where δ n,i = δ n,i+j and δ f,i = δ f,i+j . This inter element transition error leads to the amplitude modulation of the ISI signal, due to the transitioning of different elements on each conversion cycle. Examining the proposed algorithm in terms of this error, it can be observed that while the total number of on and off transitions for each conversion cycle is deterministically controlled, the algorithm does not explicitly control which elements transition. However, combining the deterministic control of the transitions with a mismatch shaper results in the elements being transitioned in a pseudo random manner, leading to a whitening of the inter element transition error. As a result, the error spectrum is approximately flat across the entire band.
To maximize the in-band SNR in the presence of inter element transition error, it is preferential to shape the error out of band. In [4] , a method to spectrally shape the inter element transition error is detailed, here the authors use an additional feedback loop to keep the transition density of each element at a fixed, predefined value R T ran . As an input signal is applied to the decoder, it cycles through the elements causing their transition densities to change from the predefined value. A loop filter H(z) accumulates this deviation, which is then added to the input of the vector quantizer. Using this feedback mechanism, the loop will exert influence over which elements are transitioned during the conversion cycle. This action has the effect of high pass shaping the deviation in transition densities, as a result, the element transitions become a shaped sequence. To shape both the ISI and inter element transition error, this loop can be combined with the proposed ISI shaper as shown in Fig. 11 .
Logic Reduction Using Tree Structure
To deterministically control the number of on transitions, two vector quantizers are required, these simultaneously sort the vectors for the elements that both turn on and remain on as shown in Fig. 5 . To achieve sorting in a single clock cycle, the vector quantizer is normally implemented as a bank of comparators, where the number of comparators required is a quadratic function of M . To reduce the logic overhead, the vector feedback DEM can be combined with the hierarchical structure of the tree DEM [11] . Using this configuration, the single DEM decoder is split into multiple sub DEM decoders each controlling a sub set of the elements. Splitting the DEM decoder requires splitting both the modulator signal and the number of transitions, such that both the mismatch and ISI shaping are maintained between the sub DEM decoders. In the tree structure DEM, the splitter blocks are arranged in layers which successively divide the input signal, logic within the splitter blocks ensuring that the mismatch error between sub DEM decoders is shaped. To maintain the ISI error shaping in a split DEM, the total number of on transitions must be kept constant, this requires allocating the number of transitions among the sub DEM decoders. Having each decoder maintain a constant number of transitions avoids the complexity associated with dynamically allocating transitions on each conversion cycle. In a non-split DEM, maintaining a constant number of on transitions requires that the difference between successive decoder input values must be less than or equal to C (21). Splitting the DEM decoder into two sub DEMs, where each DEM maintains a constant number of transitions, requires that the difference between successive input values to each decoder must be limited to C/2. However, examining the output of a conventional splitter block we see that the difference between successive samples is not limited to C/2. In a conventional tree structure splitter [11] , the outputs x 1 [k] and x 2 [k] are given by
where s[k] is an independent noise shaped sequence bounded to ±1. The difference between successive values at the output of the splitter block is given by 
Consequently, as shown by (28), on certain cycles the input range of the sub DEM decoders may be greater than C/2, thus preventing the decoder from maintaining a constant number of on transitions. To avoid this, a limiter is placed at the output of the sequence generator within each splitter block, the objective of this limiter is to control the sequence S[k] so that these additional transitions are not required. If x[k] and x[k − 1] are both odd and
. This ensures that the maximum range of the splitter outputs are less than or equal to C/2. The logic for the limiter where C = 2 is shown in Fig.  12 . This technique allows the allocation of the on transitions to be simplified by ensuring that each sub DEM block maintains a constant number of on transitions.
Comparing the logic saving of the split DEM with the non-split DEM, the number of comparators required to implement a fully sorted vector quantizer is a function of M as given by
Since the number of comparators grows quadratically with M , cascading several splitters can result in a significant saving in logic area. number of comparators required to implement the vector quantizers as a function of M for the non-split, 1 layer, and 2 layer split DEM designs. A non-split 32 element DEM decoder using two fully sorted vector quantizers will need 1056 comparators, whereas four 8 element DEM decoders will require a total of 288 comparators. Splitting the DEM does incur a penalty in terms of SNR performance when compared to the non-split DEM, this amounts to a 3dB loss in SNR for each split. Figure 13 compares the mismatch shaping performance of the 1 and 2 layer split DEMs with the non-split DEM, the plot shows that the respective SNR values are on average 3db and 6db lower than the non-split DEM.
Conclusion
This paper presented a DEM technique that is suitable for mitigating the ISI error in mismatch shaping decoders. The analysis focused on the link between ISI error and the element transitions. When the magnitude of the rise and fall errors on the elements is unequal, the ISI error signal is distorted leading to harmonics at the output of the DAC. To prevent this, the proposed technique makes the on and off transition signals independent of each other. By maintaining a constant number of on transitions, and allowing the off transitions to vary with the input signal, any difference in the magnitude of the rise and fall errors will cause a scaling of the signals but not distort them. This results in an ISI error that does not contain noise or distortion in the the signal band, while requiring less logic to implement than previous approaches. The decoder hardware can be further reduced by splitting the DEM decoder into multiple sub DEM decoders, each of which control a subset of the elements. A modified splitter block is used to split the modulator signal and apply it to the sub DEMs, allowing the mismatch and ISI shaping to be preserved.
